Data Processing on Modern Hardware

Jens Teubner, TU Dortmund, DBIS Group jens.teubner@cs.tu-dortmund.de

Summer 2014

© Jens Teubner · Data Processing on Modern Hardware · Summer 2014

Part III

Instruction Execution

Pipelining is a CPU implementation technique whereby multiple instructions are **overlapped in execution**.

- Break CPU instructions into smaller units and pipeline.
- *E.g.*, classical five-stage pipeline for RISC:



Ideally, a k-stage pipeline improves performance by a factor of k.

- Slowest (sub-)instruction determines clock frequency.
 - Ideally, break instructions into k equi-length parts.
- Issue one instruction per clock cycle (IPC = 1).

Example: Intel Pentium 4: 31+ pipeline stages.

The effectiveness of pipelining is hindered by hazards.

Structural Hazard

Different pipeline stages need same **functional unit** (resource conflict; *e.g.*, memory access \leftrightarrow instruction fetch)

Data Hazard

Result of one instruction not ready before access by later instruction.

Control Hazard

Arises from branches or other instructions that modify PC ("data hazard on PC register").

Hazards lead to pipeline stalls that decrease IPC.

A **structural hazard** will occur if a CPU has only one memory access unit and *instruction fetch* and *memory access* are scheduled in the same cycle.



Resolution:

- **Provision** hardware accordingly (*e.g.*, separate fetch units)
- **Schedule** instructions (at compile- or runtime)

Structural hazards can also occur because functional units are **not fully pipelined**.

- *E.g.*, a (complex) floating point unit might not accept new data on every clock cycle.
- Often a space/cost \leftrightarrow performance trade-off.

Data Hazards

LD	R1,0(R2)	
DSUB	R4,R1,R5	
AND	R6,R1,R7	
OR	R8,R1,R9	
XOR	R10,R1,R11	

- Instructions read R1 before it was written by DADD (stage WB writes register results).
- Would cause incorrect execution result.



Resolution:

Forward result data from instruction to instruction.

- Could resolve hazard LD ↔ AND on previous slide (forward R1 between cycles 3 and 4).
- **Cannot** resolve hazard LD ↔ DSUB on previous slide.
- **Schedule** instructions (at compile- or runtime).
 - Cannot avoid all data hazards.
- Detecting data hazards can be hard, e.g., if they go through memory.

SD R1,0(R2) LD R3,0(R4) Tight **loops** are a good candidate to improve instruction scheduling.



© Jens Teubner · Data Processing on Modern Hardware · Summer 2014

Control hazards are often more severe than are data hazards.

Most simple implementation: flush pipeline, redo instr. fetch



With increasing pipeline depths, the penalty gets worse.

A simple optimization is to **only** flush if the branch was **taken**.

- Penalty only occurs for taken branches.
- If the two outcomes have different (known) likeliness:
 - Generate code such that a non-taken branch is more likely.
- Aborting a running instruction is harder when the branch outcome is known late.
 - $\rightarrow\,$ Should not change exception behavior.

This scheme is called **predicted-untaken**.

 \rightarrow Likewise: **predicted-taken** (but often less effective)

Branch Prediction

Modern CPUs try to **predict** the target of a branch and execute the target code **speculatively**.

- Prediction must happen **early** (ID stage too late).
- Thus: Branch Target Buffers (BTBs)
 - Lookup Table: $PC \rightarrow \langle predicted target, taken? \rangle$.

Lookup PC	$Predicted\ PC$	Taken?
÷	:	÷

- Consult Branch Target Buffer **parallel to instruction fetch**.
 - If entry for current PC can be found: follow prediction.
 - If not, create entry after branching.
- Inner workings of modern branch predictors are highly involved (and typically kept secret).

Selection queries are sensitive to branch prediction:

```
SELECT COUNT(*)
FROM lineitem
WHERE quantity < n
```

Or, written as C code:

for (unsigned int i=0; i < num_tuples; i++)
 if (lineitem[i].quantity < n)
 count++;</pre>

Selection Conditions (Intel Q6700)



Predication: Turn control flow into data flow.

```
for (unsigned int i=0; i<num_tuples; i++)
    count += (lineitem[i].quantity < n);</pre>
```

- This code does **not** use a branch any more.³
- The price we pay is a + operation for **every** iteration.
- Execution cost should now be **independent** of predicate selectivity.

³except to implement the loop

[©] Jens Teubner · Data Processing on Modern Hardware · Summer 2014

Predication (Intel Q6700)



This was an example of software predication.

```
<sup>∞</sup> How about this query?
```

SELECT quantity FROM lineitem WHERE quantity < n

Some CPUs also support hardware predication.

E.g., Intel Itanium2:

Execute **both** branches of an if-then-else and discard one result.

Experiments (AMD AthlonMP / Intel Itanium2)





➢Boncz, Zukowski, Nes. MonetDB/X100: Hyper-Pipelining Query Execution. CIDR 2005. The count += ... still causes a **data hazard**.

• This limits the CPUs possibilities to execute instructions in parallel.

Some tasks can be rewritten to use **two cursors**:

```
for (unsigned int i=0; i<num_tuples/2; i++) {
    count1+=(data[i] < n);
    count2+=(data[i+num_tuples/2] < n);
}
count=count1+count2;</pre>
```

Experiments (Intel Q6700)



In general, we have to handle multiple predicates:

SELECT A_1 , ..., A_n FROM RWHERE p_1 AND p_2 AND ... AND p_k

The standard C implementation uses && for the conjunction:

Conjunctive Predicates

The && introduce even more branches. The use of && is equivalent to:

An alternative is the use of the logical &:

for (unsigned int i=0; i<num_tuples; i++)
 if (p₁ & p₂ & ... & p_k)
 ...;

This allows us to express queries with conjunctive predicates without branches.

```
for (unsigned int i=0; i<num_tuples; i++)
{
    answer[j]=i;
    j+=(p_1 & p_2 & ... & p_k);
}</pre>
```

Experiments (Intel Pentium III)



∕Ken Ross. Selection Conditions in Main Memory. TODS 2004.

© Jens Teubner · Data Processing on Modern Hardware · Summer 2014

Cost Model

A query compiler could use a **cost model** to select between variants.

p && q

When p is highly selective, this might amortize the double branch misprediction risk.

p & q

Number of branches halved, but q is evaluated regardless of p's outcome.

j += . . .

Performs memory write in **each** iteration.

Notes:

- Sometimes, && is necessary to prevent null pointer dereferences: if (p && p->foo == 42).
- Exact behavior is hardware-specific.

Experiments (Sun UltraSparc IIi)



[™]Ken Ross. Selection Conditions in Main Memory. *TODS 2004*.

© Jens Teubner · Data Processing on Modern Hardware · Summer 2014

Compression can help overcome the I/O bottleneck of modern CPUs.

- $\blacksquare disk \leftrightarrow memory$
- memory \leftrightarrow cache (!)
- Column stores have high potential for compression.

🕲 Why?

But:

- (De-)compression has to be **fast**.
- 200–500 MB/s (LZRW1 and LZOP) won't help us much.
- Aim for **multi-gigabyte per second** decompression speeds.
- Maximum compression rate is **not** a goal.

MonetDB/X100 implements lightweight compression schemes:

PFOR (Patched Frame-of-Reference)

small integer values that are positive offsets from a base value; one base value per (disk) block

PFOR-DELTA (PFOR on Deltas)

encode differences between subsequent items using PFOR

PDICT (Patched Dictionary Compression)

integer codes refer into an array for values (the dictionary)

All three compression schemes allow **exceptions**, values that are too far from the base value or not in the dictionary.

E.g., compress the digits of π using 3-bit PFOR compression.



Decompressed numbers: 31415926535897932

During decompression, we have to consider all the exceptions:

```
for (i = j = 0; i < n; i++)
    if (code[i] != ⊥)
        output[i] = DECODE (code[i]);
    else
        output[i] = exception[--j];</pre>
```

For PFOR, DECODE is a simple addition:

#define DECODE(a) ((a) + base_value)

The **branch** in the above code may bear a high **misprediction risk**.



Source: M. Żukowski. Balancing Vectorized Query Execution with Bandwidth-Optimized Storage. PhD Thesis, University of Amsterdam. Sept. 2009 © Jens Teubner · Data Processing on Modern Hardware · Summer 2014 Like with predication, we can avoid the high misprediction cost if we're willing to invest some unnecessary work.

Run decompression in two phases:

- **1 Decompress** all regular fields, but don't care about exceptions.
- 2 Work in all the exceptions and **patch** the result.

```
/* ignore exceptions during decompression */
for (i=0; i<n; i++)
    output[i] = DECODE (code[i]);
/* patch the result */
foreach exception
    patch corresponding output item;</pre>
```

We **don't** want to use a branch to find all exception targets! **Thus:** interpret values in "exception holes" as **linked list**:



 \rightarrow Can now traverse exception holes and patch in exception values.

The resulting decompression routine is branch-free:

```
/* ignore exceptions during decompression */
for (i=0; i<n; i++)
    output[i]=DECODE(code[i]);
/* patch the result (traverse linked list) */
j=0;
for (cur=first_exception; cur<n; cur=next) {
    next=cur+code[cur]+1;
    output[cur]=exception[--j];
}</pre>
```

ightarrow See slide 120 for experimental data on two-loop decompression.

Example

$^{\odot}$ 3-bit-PFOR-compressed representation of the digits of e?

 $e = 2.718\,281\,828\,459\,045\,235\,360\,287\,471\,352\,662\,497\,757\,247\,093$ 699 959 574 966 967 627 724 076 630 353 547 594 571 382 178 525 . . .

PFOR Compression Speed



- The actual execution of instructions is handled in individual functional units
 - *e.g.*, load/store unit, ALU, floating point unit.
 - Often, some units are replicated.
- Chance to execute **multiple instructions** at the same time.
- Intel's Nehalem, for instance, can process up to 4 instructions at the same time.
 - \rightarrow IPC can be as high as 4.
- $\rightarrow\,$ Such CPUs are called superscalar CPUs.

Dynamic Scheduling

Higher IPCs are achieved with help of dynamic scheduling.



- Instructions are dispatched to reservation stations.
- They are executed as soon as all hazards are cleared.
- **Register renaming** helps to reduce data hazards.

This technique is also known as **Tomasulo's algorithm**.

Example: Dynamic Scheduling in MIPS



Usually, not all units can be kept busy with a single instruction stream:



Reasons:

data hazards, cache miss stalls, ...

Thread-Level Parallelism

Idea: Use the spare slots for an independent instruction stream.



This technique is called **simultaneous multithreading**.⁴

Surprisingly few changes are required to implement it.

- Tomasulo's algorithm requires **virtual registers** anyway.
- Need separate fetch units for both streams.

⁴Intel uses the term "hyperthreading."

[©] Jens Teubner · Data Processing on Modern Hardware · Summer 2014

Threads **share** most of their resources:

- **caches** (all levels),
- branch prediction functionality (to some extent).

This may have negative effects...

- threads that **pollute** each other's caches
- ... but also **positive effects**.
 - threads that cooperatively use the cache?

Use Cases

Tree-based indexes:



Hash-based indexes:



Both cases depend on hard-to-predict **pointer chasing**.

Helper Threads

Idea:

- Next to the main processing thread run a helper thread.
- Purpose of the helper thread is to **prefetch** data.
- Helper thread works ahead of the main thread.



• Main thread populates work-ahead set with pointers to prefetch.

Consider the traversal of a tree-structured index:



Helper thread will not have enough time to prefetch.

Thus: Process input in groups.



Data may now have arrived in caches by the time we reach next level.

Helper thread accesses addresses listed in work-ahead set, e.g.,

```
temp += *((int *) p);
```

- Purpose: load data into caches
 Why not use prefetchxx assembly instructions?
- Only read data; do not affect semantics of main thread.
- Use a ring buffer for work-ahead set.
- **Spin-lock** if helper thread is too fast.

Solution Which thread is going to be the faster one?

Experiments (Tree-Structured Index)



↗Zhou, Cieslewicz, Ross, Shah. Improving Database Performance on Simultaneous Multithreading Processors. VLDB 2005.

© Jens Teubner · Data Processing on Modern Hardware · Summer 2014

There's a high chance that both threads access the **same cache line at the same time**.

- Must ensure **in-order** processing.
- CPU will raise a Memory Order Machine Clear (MOMC) event when it detects parallel access.
 - $\rightarrow\,$ Pipelines flushed to guarantee in-order processing.
 - $\rightarrow\,$ MOMC events cause a high penalty.
- Effect is worst when the helper thread spins to wait for new data.

Thus:

• Let helper thread work **backward**.

Experiments (Tree-Structured Index)



© Jens Teubner · Data Processing on Modern Hardware · Summer 2014

Cache Miss Distribution



Zhou et al. Improving Database Performance on 2005. VLDB Simultaneous Multithreading Processors. Source: